Architecture and Organization - Prefinals examination
Quiz by Felipe Sinjetsu
Feel free to use or edit a copy
includes Teacher and Student dashboards
Measure skillsfrom any curriculum
Measure skills
from any curriculum
Tag the questions with any skills you have. Your dashboard will track each student's mastery of each skill.
With a free account, teachers can
- edit the questions
- save a copy for later
- start a class game
- view complete results in the Gradebook and Mastery Dashboards
- automatically assign follow-up activities based on students’ scores
- assign as homework
- share a link with colleagues
- print as a bubble sheet
26 questions
Show answers
- Q1An interconnection of digital hardware module and varies in size and complexity.register transferdigital systemdigital moduleregister transfer language30sEditDelete
- Q2The ___________ of digital system are constructed from digital components as registers, decoders, arithmetic elements and control logicregister transferdigital moduleregister transfer languagedigital system30sEditDelete
- Q3The operations executed on data stored and considered as an elementary operation performed on information stored in one or more register.microoperationsregister transfer languageregister transferdigital system30sEditDelete
- Q4A system for expressing in symbolic form of the microoperation sequences among the registers of a digital module.register transfer languagemicrooperationsregister transferdigital system30sEditDelete
- Q5It implies the availability of hardware logic circuits that can perform a state microoperation and transfer the result of the operation to same or another register.register transfermicrooperationsdigital systemregister transfer language30sEditDelete
- Q6In register symbols, it denotes A PART OF THE REGISTER.arrowparenthesisletters and symbolscomma30sEditDelete
- Q7In register symbols, it denotes TRANSFER OF INFORMATION.parenthesiscommaletters and symbolsarrow30sEditDelete
- Q8In a Bus system/structure, it determines which register is selected by the bus during each particular register transfer.multiplexerstri-state bufferregister transfercontrol signal30sEditDelete
- Q9The number of multiplexers needed to construct a bus is equal to the bits of the register and not the number of registers.FALSETRUE60sEditDelete
- Q10The number of data input lines of multiplexers depends on the number of bits of registers and not in the number of registersFALSETRUE60sEditDelete
- Q11A bus system can also be constructed using three-state gates instead of multiplexers.FALSETRUE30sEditDelete
- Q12The two state of three-state buffer are signals equivalent to logic 1 and 0, and the third state is?control signal statehigh-impedance statelogic gate statebuffer state30sEditDelete
- Q13In memory transfer, the transfer of information from a memory word to the outside environment is?register transferread operationwrite operationmicrooperations30sEditDelete
- Q14In memory transfer, the transfer of NEW information to be stored into the memory is?register transferwrite operationread operationmicrooperations30sEditDelete
- Q15A microoperation that uses xor, and, or, complement is?arithmetic logic microoperationregister transferlogic microoperationarithmetic microoperation30sEditDelete
- Q16The digital circuit that forms the arithmetic sum of two bits and a previous carry is called?sub-adderaderdandatfull-adderbinary adder30sEditDelete
- Q17The digital circuit that generates the arithmetic sum of two binary numbers of any length is called?binary adderfull addersub-adderaderdandat30sEditDelete
- Q18In binary adder-subtractor, to combine subtraction and addition into one common circuit, what gate should be included?NAND gateAND gateOR gateXOR gate30sEditDelete
- Q19THE 1's COMPLEMENT can be obtained by taking the 1's complement and adding one to the least significant pair of bits.FALSETRUE30sEditDelete
- Q20The basic component of an arithmetic circuit is what adder? By controlling the data inputs in this adder, it is possible to obtain different types of arithmetic operations.binary adderfull-adderbinary adder-subtractorparallel adder30sEditDelete