Registers
Quiz by Charmaine
Feel free to use or edit a copy
includes Teacher and Student dashboards
Measure skillsfrom any curriculum
Measure skills
from any curriculum
Tag the questions with any skills you have. Your dashboard will track each student's mastery of each skill.
With a free account, teachers can
- edit the questions
- save a copy for later
- start a class game
- automatically assign follow-up activities based on students’ scores
- assign as homework
- share a link with colleagues
- print as a bubble sheet
14 questions
Show answers
- Q1Shift registers that are identified as parallel in/parallel out, serial in/parallel out, etc. are defined in this manner because:None of the aboveit indicates the manner in which data can be entered into the register for storage and the manner in which data are outputted from the register.it indicates the inverse of how data are entered into the register for storage and how data are outputted from the register.it indicates the manner in which data are stored in the register.45s
- Q2Select the response that best defines the use of the Master Reset (MR) on typical counter ICsThe MR is a synchronous active HIGH input that resets the counter to 0000 on the next input clock pulse.The MR is an asynchronous active HIGH input that resets the counter to the 0000 state.The MR is a synchronous active HIGH J-K input that resets the counter to 0000.The MR is an asynchronous active HIGH input that resets the counter to 0000 on the next clock pulse input.45s
- Q3What type of register accepts data inputs one bit at a time and outputs all its data bits at the same time?Serial in/Parallel outSerial in/Serial outParallel in/Serial outParallel in/Parallel out45s
- Q4A parallel in/parallel out register normally has data inputs loaded ________ and data outputs transferred ________.synchronously, asynchronouslyasynchronously, asynchronouslyasynchronously, synchronouslysynchronously, synchronously45s
- Q5What data value(s) will be input to the register on the next clock if in=1 and out=1?111111111000000000120s
- Q6How many Flip Flops are needed in a MOD-8 ring counter?4381645s
- Q7How many Flip Flops are needed in a MOD-8 Johnson counter?4316845s
- Q8Which shift-register counter requires the most FFs for a given MOD number?Ring CounterAsynchronous Binary CounterSynchronous Binary CounterJohnson Counter45s
- Q9At a given time, the state of a 5-bit Ring Counter is 00001, what will the output be after 12 pulses?1000000001011010100045s
- Q10How many inputs are there to the AND gates that are used to decode a Johnson Counter?Depends on the MOD number of the counter23Zero, a Johnson Counter doesn't need a decoder45s
- Q11In a SISO (serial in/serial out) shift register, when SH/!LD = 1, what is the behavior of the data being input?The data will be parallel shifting through the registerThe data will parallel load into the registerNothing will happen- SH/!LD is disabledThe data will be serial shifting through the register30s
- Q12What are the next 3 states of a Johnson Counter with 6 flip flops (starting at 000000)?100000, 110000, 111000111111, 011111, 001111100000, 010000, 001000000001, 000010, 00001130s
- Q13Apply the input waveform to a 74ALS166 and determine the output of QH (LSB) produced after the first clock (t0) and second (t1) pulses (PGT).1, 01, 10, 10, 0120s
- Q14Apply the input waveform to a 74ALS166 and determine the output of QH (LSB) produced at t11, t12 and t13.0, 1, 00, 1, 11, 0, 00, 0, 0120s
