Von Neumann Architecture: Systems Architecture: Computer Science: GCSE (9:1)
Quiz by Mr O'Leary
Feel free to use or edit a copy
includes Teacher and Student dashboards
Measure skillsfrom any curriculum
Tag the questions with any skills you have. Your dashboard will track each student's mastery of each skill.
- edit the questions
- save a copy for later
- start a class game
- automatically assign follow-up activities based on students’ scores
- assign as homework
- share a link with colleagues
- print as a bubble sheet
- Q1
If the execute stage needs data from main memory (RAM), it will be loaded into which register temporarily?
MAR
MDR
PC
CIR
30s - Q2
A computer that runs stored programs using a fetch-decode-execute cycle is said to have what kind of architecture?
Dual Core
Non-volatile
Von Neumann
Virtual machine
30s - Q3
Which of these registers always holds addresses, never data?
MAR, PC
MAR, PC, CIR
MAR, PC, MDR
PC, CIR
30s - Q4
The Address bus carries the address of which memory location needs to be read from or written to. Which register is used to set this up?
MDR
MAR
PC
CIR
30s - Q5
In the decode phase, the Control Unit determines what instruction needs to be carried out. Where is the binary code of the instruction it needs to decode?
MDR
CIR
Accumulator
MAR
30s - Q6
The Von Neumann architecture uses several special-purpose data stores such as the MAR and Accumulator. What are these called?
Registers
Data buses
Hard drives
RAM chips
30s - Q7
In a CPU's instruction set,
LDA x means "Load accumulator with the contents of address x"
ADD #x means "Add the number x to the present content of the accumulator"
STA x means "Store the contents of the accumulator in address x"
If location 80 in RAM contains the value 15, what would be the contents of the memory address register after this set of instructions?
LDA 80
ADD #6
STA 81
80
21
81
86
30s - Q8
The Data bus carries data and instructions between the CPU and the main memory (RAM). Which register temporarily holds the data being transferred?
MDR
CIR
MAR
PC
30s - Q9
Which of these is true about the Current Instruction Register (CIR)?
It holds the binary code of the current instruction
It holds the result of the recently executed calculation
It holds the address of the next instruction
It holds the data about to be sent back to RAM
30s - Q10
In the fetch phase of the instruction cycle, the address of the next instruction is placed in the MAR then the control unit signals a read operation using the control bus. What does MAR stand for?
Memory Address Register
Main Address Register
Memory Address Reader
Memory Add Register
30s - Q11
When reading data from RAM or writing data back from RAM, which register holds the data temporarily?
MDR
CIR
PC
MAR
30s - Q12
The very first digital computers ran programs that were stored on paper tape or manually input via switches into a special program memory. What change did John Von Neumann propose that we still use today?
Storing programs in RAM and fetching instructions when needed
Storing programs on a paper tape and reading them as necessary
Writing programs in high-level language and compiling them
Non-volatile storage so programs are not lost when the computer is turned off
30s - Q13
In a CPU's instruction set,
LDA x means "Load accumulator with the contents of address x"
ADD #x means "Add the number x to the present content of the accumulator"
STA x means "Store the contents of the accumulator in address x"
If location 80 in RAM contains the value 15, what would be stored in memory location 81 after this set of instructions?
LDA 80
ADD #6
STA 81
21
80
81
15
30s - Q14
If the instruction being executed is an arithmetic or shift operation, which register will it change?
MAR
CIR
PC
Acc
30s - Q15
In a CPU's instruction set,
LDA x means "Load accumulator with the contents of address x"
ADD #x means "Add the number x to the present content of the accumulator"
STA x means "Store the contents of the accumulator in address x"
If location 80 in RAM contains the value 15, what would be the contents of the accumulator after this set of instructions?
LDA 80
ADD #6
STA 81
80
86
15
21
30s